4×4-Bit Array Two Phase Clocked Adiabatic Static CMOS Logic Multiplier with New XOR

Nazrul Anuar Graduate School of Engineering Gifu University, 1-1 Yanagido, Gifu-shi 501–1193 Japan Email: n3814101@edu.gifu-u.ac.jp

Abstract— This paper presents the simulation results of a 4×4-bit array two phase clocked adiabatic static CMOS logic (2PASCL) multiplier using 0.18 μ m standard CMOS technology. We also propose a new design of 2PASCL XOR which reduces the number of transistors as well as the power consumption. Analytical method to compare the lower current flow in adiabatic circuit is also presented. At transition frequencies of 1 to 100 MHz, 4×4-bit array 2PASCL multiplier shows a maximum of 55% reduction in power dissipation to that of a static CMOS. The results indicate that 2PASCL technology can be advantageously applied to low power digital devices operated at low frequencies, such as radio-frequency identifications (RFIDs), smart cards, and sensors.

I. INTRODUCTION

In recent years, various energy recovery circuits with adiabatic circuitry for ultra-low power implementation have been presented [1]–[15]. Adiabatic charging [1] is a principle where all charge transfer occurs without generating heat. The energy advantage can be understood by assuming a constant current source that delivers the charge $C_L V_{dd}^2$ over a time period T. The dissipation through the channel resistance R is then $E_{diss} = \left(\frac{\vec{R}C_L}{T}\right)C_L V_{dd}^2$ [2]. Theoretically, it is possible to reduce the dissipation to an arbitrary degree by increasing the switching time to ever-larger values. Conventional adiabatic logic circuits [1]-[10] that have been proposed shows a much less power dissipation compared with static CMOS circuit. For instance, at 10 MHz clock input, efficient charge recovery logic (ECRL) [10] dissipates only 16% of the energy of static CMOS logic in a chain inverter application. However, most of these circuits require multiphase power clocks. Several problems, such as a complicated clock design and an increase of energy dissipation due to the power clocks occur. Furthermore, for a single and a two phase clock circuits, diode-based families [4]-[9] have several disadvantages such as output amplitude degradation and the energy dissipation across the diodes in the charging path [16].

At the earlier stage of the 2PASCL [17], we have designed, simulated, and compared the power consumption of 2PASCL NOT, 2NAND, 2XOR, and 2NOR to CMOS topology. We have also discussed the pros and cons of 2PASCL compared to other proposed adiabatic logics that are easily derived from CMOS in [16]. 2PASCL fundamental logics significantly exhibit a lower power dissipation [18]–[19].

Yasuhiro Takahashi and Toshikazu Sekine Department of Electrical and Electronic Engineering Gifu University, 1-1 Yanagido, Gifu-shi 501–1193 Japan Email:{yasut, sekine}@gifu-u.ac.jp

In this paper, we simulate a 4×4-bit array 2PASCL multiplier utilizing 0.18 μ m standard CMOS technology using a new 2PASCL 2XOR. Analysis on the low-power dissipation in adiabatic charging and discharging using constant voltage value and ramp-wave voltage is also carried out. 2PASCL technology can be advantageously applied to low power digital devices operated at low frequencies, such as radio-frequency identifications (RFIDs), smart cards, and sensors.

The remainder of the paper is organized as follows. Section II describes the adiabatic charging theory. In Section III, we briefly explain the circuit operation of 2PASCL. In Section IV, the simulation results of 2XOR and 4×4 -bit array 2PASCL multiplier are presented. Section V includes concluding remarks and future work.

II. ADIABATIC CHARGING

Adiabatic charging is the technique in which charge moves from power supply to the load capacitance by using slow and constant-current charging. This can be modeled by analytically deriving the current i_p (current flow through pMOS) of instant V_{dd} and ramp wave from V_{ϕ} , the voltage supply as shown in Fig. 1.

The i_p equation can be derived as below;

$$V_{\phi}(t) = R_p i_p(t) + v_y(t),$$
 (1)

$$i_p(t) = C \frac{dv_y(t)}{dt}, \tag{2}$$

$$v_y(0_-) = 0,$$
 (3)

for constant V_{dd} ;

$$V_{\phi}(t) = V_{dd}, \qquad (4)$$

therefore,

$$i_p(t) = \frac{V_{dd}}{R_p} e^{-\frac{t}{RC}},$$
(5)

for ramp-wave voltage;

$$V_{\phi}(t) = \frac{V_{dd}}{\tau} t \left[u(t) - u(t-\tau) \right] + V_{dd} \left[u(t-\tau) \right], \quad (6)$$

therefore,



Fig. 2. CMOS equivalent circuit during pull-down network.

$$i_p(t) = \frac{CV_{dd}}{\tau} (1 - e^{\frac{-t}{CR_p}}) - \frac{CV_{dd}}{\tau} (1 - e^{\frac{t-\tau}{CR_p}}) u(t-\tau), (7)$$

where, u(t) denotes Heaviside's unit function.

From Eq. (7), it is clearly seen that i_p can be reduced by increasing τ , the time for V_{ϕ} to change from 0 to V_{dd} .

As shown in the equivalent circuit of CMOS during pulldown network as in Fig. 2, i_n can be derived as below;

$$0 = R_n i_n(t) + v_y(t), (8)$$

$$i_n(t) = -C\frac{dv_y(t)}{dt}, \tag{9}$$

$$v_y(0_-) = V_{dd}. \tag{10}$$

for adiabatic discharging,

$$V_{\overline{\phi}}(t) = V_{dd} - \frac{V_{dd}}{\tau} t \left[u(t) - u(t-\tau) \right], \qquad (11)$$

therefore,

$$i_n(t) = V_{dd} \left[R_n C^2 + \frac{1}{\tau} \left[-(CR_n + t - e^{\frac{t-\tau}{R_n C}} (\tau + CR_n)) u(t-\tau) + \tau(-1 + e^{\frac{t}{CR_n}} (1 - CR_n) + t) \right] C \right].$$
(12)

From Eq. (12), it is also demonstrated that i_n can be reduced by increasing τ , the time for V_{ϕ} to change from V_{dd} to 0.

III. 2PASCL

A. Circuit Operation

Figure 3 shows a circuit diagram and waveforms illustrating the operation of the 2PASCL inverter [17]. Waveforms of Fig. 3 (b) are the input, split-level sinusoidal power supply



Fig. 3. (a) 2PASCL inverter circuit. (b) Waveforms from the simulation, transition frequency X=50 MHz, $V_{\phi} = V_{\overline{\phi}} = 100$ MHz.

TABLE I 2PASCL NOT LOGIC CIRCUIT OPERATION

Mode	Y_{-1}	pMOS	nMOS	Y
Evaluation	LO	ON	OFF	HI
	HI	OFF	ON	LO
Hold	HI	OFF	ON	No Transition

clocks and the output. The power supply clocks used in 2PASCL are V_{ϕ} and $V_{\overline{\phi}}$, where

$$V_{\phi} = \frac{V_{dd}}{4}\sin(\omega_o t + \theta) + \frac{3}{4}V_{dd}, \qquad (13)$$

$$V_{\overline{\phi}} = -\frac{V_{dd}}{4}\sin(\omega_o t + \theta) + \frac{1}{4}V_{dd}.$$
 (14)

On the last graph of Fig. 3(b), the instantaneous energy dissipation is presented. In energy-recovery circuits, based on the energy conservation law, energy dissipated is equal to the total of energy injected to the circuit, E_i and the energy received back from the circuit capacitance, E_r . This is shown in this energy dissipation graph.

The circuit operation is divided into two phases, *evaluation* and *hold*. In the *evaluation* phase, V_{ϕ} swings up and $V_{\overline{\phi}}$ swings down. On the other hand, in the *hold* phase, $V_{\overline{\phi}}$ swings up and V_{ϕ} swings down. Let us consider the inverter logic circuit demonstrated in Fig. 3. The operation of the 2PASCL inverter can be summarized as in Table I.

The number of dynamic switching transition occuring during the operation of the 2PASCL circuit decreases since the charging/discharging of the circuit nodes does not necessarily occur during every clock cycle. Hence, node switching activities are suppressed to a significant extent and consequently, energy dissipation is also reduced. One of the advantages of the 2PASCL circuit is that it can be made to behave like a static logic circuit.



Fig. 4. Old 2PASCL 2XOR schematic.



Fig. 5. New design of 2PASCL 2XOR schematic.

IV. SIMULATION RESULTS

A. 2PASCL 2XOR comparison

Table II describes the details of the new 2PASCL 2XOR as compared to the previous design. Figure 4 shows the schematic of previous 2PASCL 2XOR logic circuit, where a and b are the inputs, V_{ϕ} and $V_{\overline{\phi}}$ are the the power supply clocks and Y is the output. A new 2PASCL 2XOR which has less transistors than the previous schematic is shown in Fig. 5. We derived the 2XOR CMOS presented by Wang et al. [21] to the new 2PASCL 2XOR by adding the nMOS and pMOS diodes only at the NOT logic of the original 2XOR. Then, split level sinusoidal power clocks are supplied as shown in Fig. 3. As in Table II, the number of transistors have been reduced from 15 to 8 in 2XOR. As MOSFETs in both 2PASCL and CMOS can be modeled as an ideal switch in series is included with a

TABLE II Details of 2XOR logic

	Old 2PASCL 2XOR	New 2PASCL 2XOR
No. of transistors	15	8
W/L [µm]	0.6/0.18	0.6/0.18
W/L (nMOS diode) [µm]	40/40	40/40
$V_{\phi}, V_{\overline{\phi}}$	0.9 V, 0.9 V	0.9 V, 0.9 V
C_L	0.01 pF	0.01 pF



Fig. 6. Output waveforms of (top) the old 2PASCL 2XOR and (bottom) the new 2PASCL 2XOR schematic.

resistor R in order to represent the sum of the effective channel resistance of the switch and the interconnect resistance. We reduced the total resistance by minimizing the number of transistors, consequently reducing the power dissipation.

In Fig. 6, we describe the simulation results of each schematic design. By comparing these two results at 50 MHz transition frequency, much better output waveforms generated by the schematic shown in Fig. 5 are observed. This is due to the shorter transmission path, consequently reduced signal degradation. Therefore, in the simulation, the power dissipated is calculated by integrating the product of voltage and current divided by the period of the primary input signal, T as follows:

$$P = \frac{1}{T} \int_0^T \left(\sum_{i=1}^n (V_{pi} \times I_{pi}) \right) dt, \tag{15}$$

where V_p , the power supply voltage; I_p , the power supply current; and n, is the number of power supplies [8].

In Fig. 7, we compare the power dissipation of old and new design from 1 to 100 MHz transition frequencies. An average of half of the power dissipation can be saved by the new 2PASCL 2XOR design.



Fig. 7. Power dissipation comparison of the old and new design of 2PASCL 2XOR.



Fig. 8. Block diagram of 4×4-bit array multiplier.

B. 4×4-bit array 2PASCL multiplier

Figure 8 shows the diagram of 4×4 -bit array multiplier which consists of sixteen ANDs, six full adders and four half adders logics. Load capacitance ranging from 0.01 to 0.1 pF are set at all outputs (p_0 to p_7). For fabrication, 2PASCL Dflipflops [17] are also used to capture all the 8-bit signals at the moment the clock is in HI state. In Fig. 9, we demonstrate the input and output waveforms of 10 MHz transition frequency 4×4 -bit array 2PASCL multiplier. From these results, we confirm that our 4×4-bit array 2PASCL multiplier is functioning correctly. However, the signal glitch occurs at output p_2 to p_4 . Figure 10 shows the power dissipation of 2PASCL multipliers which are about 55% less than CMOS multipliers of the same transistor size W/L of 0.6/0.18 μ . However, from our simulation results, 4×4 -bit array 2PASCL multiplier only shows a good logic functionality of up to 200 MHz transition frequency. We observe some signal degradations for transition frequency of more than 200 MHz. This is due to the charging time T which is much slower than conventional CMOS. T is



Fig. 9. Output waveforms of 4×4 -bit array 2PASCL multiplier at 10 MHz transition frequency from the simulation.



Fig. 10. Power dissipation comparison of 4×4 -bit array 2PASCL multiplier and 4×4 -bit array CMOS multiplier.

also proportional to RC_L i.e. the longer the path, the larger T is needed. These input frequencies are adequate for the applications mentioned in Section I.

V. CONCLUSION

In this paper we designed and simulated a 4×4 -bit array two-phase clocked adiabatic CMOS logic (2PASCL) multiplier circuit using a new 2XOR. The simulation results show that power consumption in the 2PASCL multiplier is considerably less than that in a CMOS. For instance, when the input frequency is simulated from 1 to 100 MHz, the 2PASCL multiplier logic dissipates minimally as only half of the power dissipated by a static CMOS logic circuit. We believe that the proposed adiabatic logic circuit is advantageous for ultra lowenergy computing applications. As for our future work, we will further evaluate the cause of the signal glitches in 2PASCL.

REFERENCES

- W.C. Athas, L.J. Svensson, J.G. Koller, N. Tzartzains, and E. Y-C. Chou, "Low-power digital systems based on adiabatic-switching principles," *IEEE Trans. Very Large Scale Integration (VLSI) Syst.*, vol. 2, no. 4, pp. 398–407, Dec. 1994.
- [2] C.L. Seitz, A.H. Frey, S. Mattison, S.D. Rabin, D.A. Speck, and J.L.A. van de Snepscheut, "Hot-clock NMOS," *Proc. 1985 Chapel Hill Conf. VLSI*, pp. 1–17, 1985.
- [3] A. Kramer, J.S. Denker, S.C. Avery, A.G. Dickinson, and T.R. Wik, "Adiabatic Computing with the 2N-2N2D logic family," *Proc. IEEE Symp. VLSI Circuits Dig. Tech. Papers*, pp. 25–26, Jun. 1994.
- [4] A.G. Dickinson and J.S. Denker, "Adiabatic dynamic logic," *IEEE J. Solid-States Circuits*, vol. 30, no. 3, pp. 311–315, Mar. 1995.
- [5] K.T. Lau and F. Liu, "Improved adiabatic pseudo- domino logic," *Electron. Lett.*, vol. 33, no. 25, pp. 2113–2114, 1997.
- [6] K. Takahashi and M. Mizunuma, "Adiabatic dynamic CMOS logic circuit," *Electronics and Communications in Japan Part II*, vol. 83, no. 5, pp. 50–58, Apr. 2000 [*IEICE Trans. Electron.*, vol. J81-CII, no. 10, pp. 810–817, Oct. 1998].
- [7] Y. Ye, and K. Roy, "QSERL: Quasi-static energy recovery logic," *IEEE J. Solid-States Circuits.*, vol. 36, no. 2, pp. 239–248, Feb. 2001.
- [8] Y. Takahashi, Y. Fukuta, T. Sekine, and M. Yokoyama, "2PADCL: Two phase drive adiabatic dynamic CMOS logic," *Proc. IEEE APCCAS*, pp. 1486–1489, Dec. 2006.
- [9] C. Siyong, et al, "Analysis and design of an efficient irreversible energy recovery logic in 0.18μm CMOS," *IEEE Trans. Circuits and Syst.*, vol. 55, no. 9, pp. 2595–2607, Oct. 2008.
- [10] Y. Moon and D.K. Jeong, "An efficient charge recovery logic circuit," *IEEE J. Solid-States Circuits*, vol. 31, no. 4, pp. 514–522, Apr. 1996.
- [11] V.I. Starosel'skii, "Reversible logic," *Mikroelektronika*, vol. 28, no. 3, pp. 213–222, 1999.
- [12] K.A. Valiev and V.I. Starosel'skii, "A model and properties of a thermodynamically reversible logic gate," *Mikroelektronika*, vol. 29, no. 2, pp. 83–98, 2000.
- [13] J. Marjonen, and M. Aberg, "A single clocked adiabatic static logic: a proposal for digital low power applications," *J. VLSI Signal Processing*, vol. 27, no. 27, pp. 253–268, Feb. 2001.
- [14] V.I. Starosel'skii, "Adiabatic logic circuits: A review," *Russian Micro-electronics*, vol. 31, no. 1, pp. 37–58, 2002.
- [15] S. Kim, C.H. Ziesler, and M.C. Papaefthymiou, "Charge-recovery computing on silicon," *IEEE Trans. Computers*, vol. 54, no. 6, pp. 651–659, Jun. 2005.
- [16] N. Anuar, Y. Takahashi, and T. Sekine, "Two phase clocked adiabatic static CMOS logic and its logic family," *J. Semiconductor Technology* and Science, vol. 10, no. 1, pp. 1–10, Mar. 2010.
- [17] N. Anuar, Y. Takahashi, and T. Sekine, "Two phase clocked adiabatic static CMOS logic," *Proc. IEEE SOC 2009*, pp. 83–86, Oct. 2009.
- [18] N. Anuar, Y. Takahashi, and T. Sekine, "4-bit ripple carry adder of two-phase clocked adiabatic static CMOS logic," *Proc. IEEE TENCON* 2009, THU4.P.16, Nov. 2009.
- [19] N. Anuar, Y. Takahashi, and T. Sekine, "Fundamental logics based on two phase clocked adiabatic static logic," *Proc. IEEE ICECS 2009*, pp. 503–506, Dec. 2009.
- [20] N. Anuar, Y. Takahashi, and T. Sekine, "XOR evaluation for 4×4-bit array two-phase clocked adiabatic CMOS logic," *Proc. IEEE MWSCAS* 2010 (In Press).
- [21] J.M. Wang, S.C. Fang, and W.S. Feng, "New efficient designs for XOR and XNOR functions on the transistor level," *IEEE J. Solid-States Circuits*, vol. 29, no. 7, pp. 780–786, Jul. 1994.