

# Two Phase Clocked Adiabatic Static CMOS Logic

Nazrul Anuar

Graduate School of Engineering

Gifu University, 1-1 Yanagido, Gifu-shi 501-1193 Japan

Email: n3814101@edu.gifu-u.ac.jp

Yasuhiro Takahashi and Toshikazu Sekine

Department of Electrical and Electronic Engineering

Gifu University, 1-1 Yanagido, Gifu-shi 501-1193 Japan

Email: {yasut, sekine}@gifu-u.ac.jp

**Abstract**—This paper demonstrates the low-energy operation of a two-phase clocked adiabatic static CMOS logic (2PASCL) on the basis of the results obtained in the simulation of a 4-bit ripple-carry adder (RCA) and D-flipflop employing 2PASCL circuit technology. Two-phase unsymmetrical power supply clocks are introduced to increase the logic transition level. Energy dissipation in the unsymmetrical clocked 2PASCL RCA and D-flipflop are 77.2% and 55.5% less than that in a static CMOS at transition frequencies of 10-100 MHz respectively.

## I. INTRODUCTION

Recently, clock and logic speeds have been increased for enhancing the performance of mobile and wireless devices; hence, it is important to design integrated circuits (ICs) that help achieve high energy efficiency. In recent years, adiabatic computing has been applied to low-power systems, and several adiabatic logic families have been proposed for low power logic applications [2]–[11]. The energy dissipated in adiabatic circuits is considerably less than that in static CMOS circuits; hence, adiabatic circuits are promising candidates for low-power circuits that can be operated in the frequency range in which signals are digitally processed. However, the diode-based adiabatic logic families [8]–[11] have several disadvantages such as low output amplitude and power dissipation across the diodes in the charging path.

A novel method for reducing energy dissipation in a quasi-adiabatic 2PASCL involves the design of a charging path without diodes. In this case, during charging, current flows only through the transistor. Thus, the 2PASCL circuit is different from other diode-based adiabatic circuits, in which current flows through the diode and the transistor. With the aforementioned 2PASCL circuit, we can achieve high amplitude and reduce energy dissipation. In addition, to minimize the dynamic power consumption in this circuit, we apply a split-level sinusoidal driving voltage.

In this study, we introduce two unsymmetrical sinusoidal power supply clocks to increase the logic transition level in 2PASCL. We compare its power consumption to the previously proposed complementary clocks [12] and a conventional CMOS circuit. We simulate a simple logic circuit, an inverter, a 4-bit ripple-carry adder (RCA) [13] and D-flipflop using 2PASCL and CMOS circuit technologies.

## II. CMOS CIRCUITS VS. ADIABATIC LOGIC CIRCUITS

### A. CMOS Circuits

Power dissipation in conventional CMOS circuits primarily occurs during the device switching. When the logic level in

the system is “1,” there is a sudden flow of current through  $R$ .  $Q = C_L V_{dd}$  is the charge supplied by the positive power supply rail for charging  $C_L$  to the level of  $V_{dd}$ . Hence, the energy drawn from the power supply is  $Q \cdot V_{dd} = C_L V_{dd}^2$  [4]. By assuming that the energy drawn from the power supply is equal to that supplied to  $C_L$ , the energy stored in  $C_L$  is said to be one-half the supplied energy, i.e.,  $E_{stored} = (\frac{1}{2})C_L V_{dd}^2$ . The remaining energy is dissipated in  $R$ . The same amount of energy is dissipated during discharging in the nMOS pull-down network when the logic level in the system is “0.” Therefore, the total amount of energy dissipated as heat during charging and discharging is  $E_{charge} + E_{discharge} = C_L V_{dd}^2$ .

From the aforementioned equation, it is apparent that energy consumption in a conventional CMOS circuit can be reduced by reducing  $V_{dd}$  and/or  $C_L$ . By decreasing the switching activity in the circuit, the power consumption ( $P = \frac{dE}{dt}$ ) can also be proportionally suppressed.

### B. Adiabatic Logic Circuits

Adiabatic switching is commonly used to minimize energy loss during the charge/discharge cycles. During the adiabatic switching, all the nodes are charged/discharged at a constant current to minimize energy dissipation. As opposed to the case of conventional charging, the rate of switching transition in adiabatic circuits is decreased because of the use of a time-varying voltage source instead of a fixed voltage supply. This is accomplished by using AC power supplies to charge the circuit during the specific adiabatic phases and subsequently discharge the circuit to recover the supplied charge. The peak current in adiabatic circuits can be significantly reduced by ensuring uniform charge transfer over the entire time available. Hence, if  $\hat{I}$  is considered as the average of the current flowing to  $C_L$ , the overall energy dissipated during the transition phase can be reduced in proportion to

$$\hat{I}^2 RT_p = \left( \frac{C_L V_{dd}}{T_p} \right)^2 RT_p = \left( \frac{RC_L}{T_p} \right) C_L V_{dd}^2. \quad (1)$$

Theoretically, during adiabatic charging, when  $T_p$ , the time for the driving voltage  $\phi$  to change from 0 V to  $V_{dd}$  is long, energy dissipation is nearly zero.

When  $\bar{\phi}$  changes from HIGH to LOW in the pull-down network, discharging via the nMOS transistor occurs. From Eq. (1), it is apparent that when energy dissipation is minimized by decreasing the rate of switching transition, the system draws some of the energy that is stored in the capacitors




Fig. 1. (a) 2PASCL inverter circuit using (b) symmetrical power clocks, and (c) unsymmetrical power clocks from the simulation. Transition frequency  $X=100$  MHz,  $\phi = \bar{\phi} = 400$  MHz.

during a given computation step and uses it during subsequent computations. Systems based on the above-mentioned theory of charge recovery are not necessarily reversible.

### III. 2PASCL

Figure 1 (a) shows a circuit diagram of 2PASCL inverter. A two-diode circuit is used, where one diode is placed between the output node and the power clock, and another diode is adjacent to the nMOS logic circuit and connected to another power source. Both the MOSFET diodes are used to recycle charges from the output node and to improve the discharging speed of internal signal nodes. Such a circuit design is particularly advantageous if the signal nodes are preceded by a long chain of switches. Figure 1 (b) and (c) show waveforms illustrating the operation of the 2PASCL inverter using symmetrical and unsymmetrical power clocks respectively.

The system uses a two-phase clocking split-level sinusoidal power supply, wherein  $\phi$  and  $\bar{\phi}$  replace  $V_{dd}$  and  $V_{ss}$ , respectively. One clock is in phase and the another is inverted. By using these two split-level sinusoidal waveforms, the voltage difference between the current-carrying electrodes can be minimized, and consequently power consumption can be suppressed. The substrates of the pMOS and nMOS transistors are connected to  $\phi$  and GND respectively. From the previous design of complementary sinusoidal voltage driver clocks of each  $V_{p-p}$  being  $0.9$  V [12], we observed several fluctuations of the output waveforms especially at the HIGH state. This could affect the results when long cascading logic circuits are designed. To solve this problem, we introduce unsymmetrical split level sinusoidal power supply clocks as shown in 1 (c).

For this unsymmetrical split level sinusoidal voltage drivers, the peak-to-peak voltage of  $\phi$  and  $\bar{\phi}$  are  $V_{dd}/6$  and  $5V_{dd}/6$ . The voltage level of  $\phi$  exceeds that of  $\bar{\phi}$  by a factor of  $V_{dd}/2.12$ . The top graph shows the input signals, which are CMOS-compatible rectangular pulses. The middle graph shows the driving voltage of the split-level sinusoidal supply clock, and the last graph shows the output waveform.

The circuit operation is divided into two phases: *evaluation* and *hold*. In the *evaluation* phase,  $\phi$  swings up and  $\bar{\phi}$  swings down. On the other hand, in the *hold* phase,  $\bar{\phi}$  swings up and  $\phi$  swings down. Let us consider the inverter logic circuit demonstrated in Fig. 1. The operation of the 2PASCL inverter is explained as follows.

#### 1) Evaluation phase:

- a) When the output node Y is LOW and the pMOS tree is turned ON,  $C_L$  is charged through the pMOS transistor, and hence, the output is in the HIGH state.
- b) When node Y is LOW and nMOS is ON, no transition occurs.
- c) When the output node is HIGH and the pMOS is ON, no transition occurs.
- d) When node Y is HIGH and the nMOS is ON, discharging via nMOS and D2 causes the logic state of the output to be "0" [10].

#### 2) Hold phase:

- a) When node Y is LOW and the nMOS is ON, no transition occurs.
- b) At the point when the preliminary state of the output node is HIGH and the pMOS is ON, discharging via D1 occurs.

The number of dynamic switching transition occurring during the operation of the 2PASCL circuit decreases as the charging/discharging of the circuit nodes does not necessarily occur during every clock cycle. Because of this, node switching activities are suppressed to a significant extent and consequently, energy dissipation is also reduced. One of the advantages of the 2PASCL circuit is that it can be made to behave as a static logic circuit.

### IV. SIMULATION RESULTS AND DISCUSSION

The simulation in this study was performed using SPICE circuit simulator with a  $0.18\text{-}\mu\text{m}$ ,  $1.8\text{-V}$  CTX CMOS process. The width and length,  $W/L$  of nMOS and pMOS logic gates used were  $0.6\ \mu\text{m}/0.18\ \mu\text{m}$ . A load capacitance ( $C_L$ ) of  $0.01$  pF was connected to the output node Y. The frequency of the power supply clock was set to a value exactly four times the transition frequency. Simulations were carried out for the following purposes: the frequency characteristics of power consumption for the 2PASCL inverter in comparison to the other adiabatic logics including CMOS, and 2PASCL 4-bit RCA and D-flipflop circuits power consumptions in comparison with those obtained using CMOS circuits. The power consumption is calculated by integrating the product of voltage and current;  $P = \frac{1}{T_s} \int_0^{T_s} (\sum_{i=1}^n (V_{pi} \times I_{pi})) dt$ ,




Fig. 2. Energy dissipation comparison of adiabatic inverters at different transition frequency.




Fig. 3. Full Adder (FA) (top), and 4-bit Ripple Carry Adder (RCA) (bottom).

where  $T_s$  is the period of the primary input signal;  $V_p$  is the power supply voltage;  $I_p$ , the power supply current; and  $n$ , the number of power supply [10].

#### A. Adiabatic inverters

For the first simulation, we compared the power dissipation in 2PASCL inverters with other adiabatic logics which are easily derived from CMOS. We also included CMOS inverter as a comparison. The adiabatic logics used in this comparison are 1n1p [6], 1n1p with split-level driving pulse [7], Quasi-Static Energy Recovery Logic (QSERL) [8], Adiabatic Dynamic CMOS Logic (ADCL) [9] and 2-Phase Adiabatic Dynamic CMOS Logic (2PADCL) [10].

From the results shown in Fig. 2, the 2PASCL with symmetrical power clocks shows the lowest in energy dissipation followed by the 2PASCL with unsymmetrical power clocks.

#### B. 4-Bit RCA

To verify the practical applicability of the proposed 2PASCL circuit, we designed and simulated a 4-bit ripple carry adder. As shown in Fig. 3 (bottom), RCA consists of full adders (FA) which can be built by XOR and NAND gates as demonstrated on the top diagram of the same figure. In this study, we investigated logic functions and energy dissipation of a 4-bit RCA. RCA was chosen as it has a longer propagation path than do other adders.

The NAND, NOR and XOR logics based on 2PASCL are as shown in Fig. 4.




Fig. 4. Schematic for 2PASCL (a) NAND (b) NOR, and (c) XOR logics.




Fig. 5. Output waveforms for ripple carry adder of 2PASCL; using symmetrical power clocks (left), and unsymmetrical power clocks (right), from the simulation result of 10 MHz transition frequency. ( $a_0 = a_1 = a_2 = a_3$ ,  $b_0 = b_1 = b_2 = b_3$ ).

The SPICE simulation results obtained for the 4-bit 2PASCL RCA are shown in Fig. 5. We confirmed the functionality of the circuit. Compared to symmetrical power clocks, the fluctuations at the output HIGH state in unsymmetrical clocks have also been reduced. From the results, it is apparent that energy dissipation is much less in both 2PASCL RCA circuits with the split level sinusoidal clocking voltage than in the conventional static CMOS RCA when the simulated transition frequency is 10-100 MHz as shown in Fig. 6. Unsymmetrical clocks used in 4-bit RCA shows lower dissipation than the symmetrical power clocks.




Fig. 6. Energy dissipation comparison of 2PASCL 4-bit RCA, and CMOS 4-bit RCA at different transition frequency.




Fig. 7. D-flipflop.




Fig. 8. Output waveforms comparison of 2PASCL D-flip flop with symmetrical complementary clocks (left), and unsymmetrical complementary clocks (right) at 100 MHz transition frequency.

### C. D-flipflop

Next, we designed and simulated D-flipflop (DFF). As shown in Fig. 7, D-flipflop consists of NOT and NAND gates. Functionality of DFF and the waveforms from the simulations for symmetrical and unsymmetrical power clocks are illustrated in Fig. 8. The energy dissipation comparison is as demonstrated in Fig. 9.

## V. DISCUSSION

While the 2PASCL circuit has advantages such as low power dissipation and high fan out, its main disadvantage is floating outputs, which are attributed to the alternate hold phases that exist during the circuit operation [14]. Furthermore, there is a risk of current leakage (although small) as the gates are slowly switched ON. These problems will be addressed in our future research. The configuration of the two complementary low-power split-level sinusoidal power supply clocks is not




Fig. 9. Energy dissipation comparison of 2PASCL D-flip flop using symmetrical, unsymmetrical power clocks, and CMOS at different transition frequency.

discussed in this paper. The design of the power supply circuit will be proposed in a future study.

## VI. CONCLUSION

This paper describes the simulation of the 2PASCL inverters, 4-bit RCA and D-flipflop and their comparisons with CMOS on the basis of adiabatic charging and energy recovery. The simulation results show that power consumption in all 2PASCL inverters, RCA and D-flipflop are considerably less than that in a CMOS RCA. For the newly proposed unsymmetrical split level sinusoidal power clocks, the 2PASCL RCA dissipates only 22.8% of the energy dissipated by a static CMOS RCA at 10-100 MHz transition frequencies. For D-flipflop, the 2PASCL dissipates nearly half of the energy dissipated by a static CMOS. We also solve the fluctuation of the waveforms by implementing the unsymmetrical clocks; hence increasing the logic swings. Comparisons of the present results with those obtained for the simulation of 2PASCL circuit reveal that the proposed adiabatic logic circuits are advantageous for ultra low-energy computing applications.

## ACKNOWLEDGMENT

The research described in this paper was supported by a grant from Mikiya Science and Technology Foundation of Nitto Kohki Co., Ltd.

## REFERENCES

- [1] S. Kim, C.H. Ziesler, and M.C. Papaefthymiou, "Charge-recovery computing on silicon," *IEEE Trans. Computers*, vol. 54, no. 6, pp. 651–659, June 2005.
- [2] W. C. Athas, L. J. Svensson, J. G. Koller, N. Tzartzanis and E. Y. -C. Chou, "Low-power digital systems based on adiabatic-switching principles," *IEEE Trans. VLSI Syst.*, vol. 2, no. 4, pp. 398–407, 1994.
- [3] Y. Moon and D.-K. Jeong, "An efficient charge recovery logic circuit," *IEEE J. Solid-State Circuits*, vol. 31, no. 4, pp. 514–522, 1996.
- [4] J. Marjonen, and M. Aberg, "A single clocked adiabatic static logic – a proposal for digital low power applications," *J. VLSI Signal Processing*, vol. 27, no. 27, pp. 253–268, Feb. 2001.
- [5] V. I. Starosel'skii, "Adiabatic logic circuits: A review," *Russian Microelectronics*, vol. 31, no. 1, pp. 37–58, 2002.
- [6] V. I. Starosel'skii, "Reversible logic," *Mikroelektronika*, vol. 28, no. 3, pp. 213–222, 1999.
- [7] K. A. Valiev and V. I. Starosel'skii, "A model and properties of a thermodynamically reversible logic gate," *Mikroelektronika*, vol. 29, no. 2, pp. 83–98, 2000.
- [8] Y. Ye and K. Roy, "QSRL: Quasi-static energy recovery logic," *IEEE J. Solid-State Circuits*, vol. 36, no. 2, pp. 239–248, Feb. 2001.
- [9] K. Takahashi and M. Mizunuma, "Adiabatic dynamic CMOS logic circuit," *Electronics and Communications in Japan Part II*, vol. 83, no. 5, pp. 50–58, April 2000 [*IEICE Trans. Electron*, vol. J81-CII, no. 10, pp. 810–817, Oct. 1998].
- [10] Y. Takahashi, Y. Fukuta, T. Sekine and M. Yokoyama, "2PADCL: Two phase drive adiabatic dynamic CMOS logic," *Proc. IEEE APCCAS*, pp. 1486–1489, Dec. 2006.
- [11] A.G. Dickinson and J.S. Denker, "Adiabatic dynamic logic," *IEEE J. Solid-State Circuits*, vol. 30, no. 3, pp. 311–315, 1995.
- [12] N. Anuar, Y. Takahashi and T. Sekine, "Adiabatic logic versus CMOS for low power applications," *Proc. ITC-CSCC 2009*, pp. 302–305, Jul. 2009.
- [13] N. Anuar, Y. Takahashi and T. Sekine, "4-bit ripple carry adder of two-phase clocked adiabatic static CMOS logic: a comparison with static CMOS," *Proc. IEEE ECCTD 2009* Aug. 2009 (accepted).
- [14] C. Siyong, A. Gong, M.T. Shiue, C.T. Hong, and K.W. Yao, "Analysis and design of an efficient irreversible energy recovery logic in 0.18  $\mu\text{m}$  CMOS," *IEEE Trans. Circuit and Systems*, vol. 55, no. 9, pp. 2595–2607, Oct. 2008.